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This paper investigates the interaction between software
pipelining and different software prefetching techniques
for VLIW machines. It is shown that processor stalls due to
memory dependences have a great impact into execution
time. A novel heuristic is proposed and it is show to outper-
form previous proposals.
1. Introduction
Software pipelining represents a family of loop sched-
uling techniques that tries to exploit ILP by executing in
parallel consecutive iterations of a loop. The most popular
scheme is called modulo scheduling, and it consists of find-
ing a fixed pattern of operations (of length II or initiation
interval) from distinct iterations([3]).
Several schemes have been proposed in the literature
with the goal of minimize the II and/or register pressure,
but none of them has evaluated the effect of memory. When
software pipelining is applied in VLIW architectures,
where instruction latencies and scheduling are fixed at
compile-time, execution time can be highly degraded due
to the stall time provoked by dependences with memory
instructions. Even if a nonblocking cache is used, true
dependences with previous memory operations at a near
distance1 can make the processor to stall afterwards. The
choice of scheduling all loads using the cache-miss latency
requires considerable ILP and increases register pres-
sure([1]).
Different techniques to improve memory behavior
exist and are well-known, and software prefetching is one
of them. The main idea of this method is to bring to cache
the data that will be used in a near future([2]).
In this paper we investigate the interactions between
software pipelining and software prefetching in a VLIW
architecture. Some alternatives to perform software
prefetching are described, and a novel heuristic is pre-
sented. An evaluation in execution time terms is reported as
well as some conclusions.
1.Almost all modulo scheduling schemes use a fixed cache-hit
latency for all memory operations1060-3425/98 $10.02. Software prefetching schemes
Software prefetching is an effective technique to toler-
ate memory latency. When it is used with a nonblocking
cache, this technique allows the processor to hide part or all
the memory latency by overlapping the fetch of data and
the computation.
Software prefetching can be performed through two
alternative schemes: binding and nonbinding prefetching.
The first alternative, also known as early scheduling of
memory operations, moves memory instructions away
from those instructions that depend on them. The second
alternative introduces in the code special instructions,
which are called prefetch instructions. These are nonfault-
ing instructions that perform a cache lookup but do not
modify any register.
In the study presented in this paper we have evaluated
two techniques of binding prefetching:
• Early scheduling always (ESA): all memory opera-
tions of the loop are scheduled using cache-miss
latency.
• Early scheduling according to locality (ESL): sched-
ule instructions that have some type of locality using
the cache-hit latency and schedule the remaining ones
using the cache-miss latency.
We have also evaluated three distinct schemes for
inserting prefetch instructions (nonbinding prefetch):
• Insert prefetch always (IPA): insert a prefetch instruc-
tion for every memory operation.
• Insert prefetch according to temporal locality (IPT):
insert prefetch for those references without temporal
locality even if they exhibit spatial locality.
• Insert prefetch according to locality (IPL): insert
prefetch for those instructions without any type of
locality.
3. A novel software prefetching technique
The proposed software prefetching scheme is called
cache sensitive modulo scheduling (CSMS), and it tries to
minimize both the compute time and the stall time. These
terms are not independent and reducing one of them may0 (c) 1998 IEEE
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
0.0
0.2
0.4
0.6
0.8
1.0
N
or
m
al
iz
ed
 L
oo
p 
E
xe
cu
tio
n 
T
im
e
tomcatv swim su2cor hydro2d mgrid turb3d
Simple architecture
1.
59
3
1.
37
1
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
CH
L
ES
A
ES
L
IP
A
IP
T
IP
L
CS
M
S
LB
ND
0.0
0.2
0.4
0.6
0.8
1.0
N
or
m
al
iz
ed
 L
oo
p 
E
xe
cu
tio
n 
T
im
e
tomcatv swim su2cor hydro2d mgrid turb3d
Aggressive architecture
1.
25
7
3.
61
8
3.
03
4
Figure 1. Software prefetching schemes performanceresult in an increase in the other. The proposed algorithm
tries to find the best trade-off between the two terms.
The CSMS algorithm is based on early scheduling of
some selectively chosen memory operations. Scheduling a
memory operation using the cache-miss latency can hide
almost all memory latency without increasing much the
number of instructions (as opposed to the use of prefetch
instructions). However, it can increase the execution time
in three ways:
• It may increase the register pressure, and therefore, it
may increase the II due to spill code.
• It may increase IIrec because the latency of memory
operations is augmented.
• It may increase the SC (stage counter) because the
length of individual loop iterations may be increased.
Two of the main issues of the CSMS algorithm is the
reduction of the impact of recurrences on the II and the
minimization of the stall time. The problem of the cost of
the prolog and epilog is handled by computing two alterna-
tive schedules. Both focus on minimizing the stall time and
the II. However, one of them reduces the impact of the pro-
log and the epilog at the expense of an increase in the stall
time whereas the other does not care about the prolog and
epilog cost. Then, depending on the number of iterations of
the loop, the most effective one is chosen.
The algorithm consists of creating two dependence
graphs, one using the cache-miss latency for scheduling
each memory operation, and another one using cache-miss
or hit latency according to a static locality analysis. The
effect of recurrences that limit de initiation interval is
reduced by changing, from cache-miss to cache-hit, the
latency of some memory operations (following a locality
order) until this recurrence minimizes the II. An upper
bound in the number of iterations of the loop help us to
choose between the scheduling of both graphs.
More details about the CSMS algorithm are reported
in [4].1060-3425/98 $10.4. Some performance results
The performance of the software prefetching schemes
has been studied for some SPECfp95 benhmarks, and for
two VLIW architectures: simple (4-issue and the cache-
miss latency is 10 cycles) and aggressive (8-issue and the
cache-miss latency is 20 cycles).
In addition to the above-mentioned schemes,we have
measured the scheduling using cache-hit latency always
(CHL) and a lower bound of the execution time (LBND).
In Figure 1 results are presented. Black bars represents
stall time, and grey bar represents compute time, all of
them normalized to CHL. It is show that the CSMS scheme
achieves the best trade-off between stall and compute time,
and its performance is close to the lower bound.
5. Conclusions
In this paper we have compared the effect that some
software prefetching techniques have in software pipelined
loops for VLIW architectures. We have seen that the pro-
posed CSMS scheme significally outperforms previous pro-
posals.
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